Computer Science - Computer Architecture - Memory hierarchy - Memory Speed Pyramid

Interactive pyramid showing memory hierarchy. Top (smallest, fastest) to bottom (largest, slowest). Levels: Registers (1 cycle, bytes), L1 Cache (4 cycles, 64KB), L2 Cache (10 cycles, 256KB), L3 Cache (40 cycles, 8MB), RAM (100 cycles, 16GB), SSD (10,000 cycles, 1TB), HDD (1,000,000 cycles, 4TB). St

Edodovivmagarwal
Computer Science - Computer Architecture - Memory hierarchy - Memory Speed Pyramid
Log in

Preparing your experience...

Loading scripts and resources

Comments (0)

0/5000

Comments are reviewed before appearing publicly.

About this Experience

Computer Science - Computer Architecture - Memory hierarchy - Memory Speed Pyramid

vivmagarwal
vivmagarwalJan 29, 2026

Description

Interactive pyramid showing memory hierarchy. Top (smallest, fastest) to bottom (largest, slowest). Levels: Registers (1 cycle, bytes), L1 Cache (4 cycles, 64KB), L2 Cache (10 cycles, 256KB), L3 Cache (40 cycles, 8MB), RAM (100 cycles, 16GB), SSD (10,000 cycles, 1TB), HDD (1,000,000 cycles, 4TB). St

Details

Computer ScienceComputer ArchitectureClass 11, AS Level, Class 11, Grade 11

Engagement

19

Likes

0

Remixes

0

Comments